Data Structures versus The Hardware

• Kd tree

• Memory Hierarchy

Processor

L1 Cache

L2 Cache

Translation Look-aside Buffer (TLB)

Memory Bus / Network

Bank Arbitration

RAM

Retrieve:

axis,

value,

pointer

O(3 log n)

trips to RAM

Previous slide

Next slide

Back to first slide

View graphic version